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Abstract—Digital components play a central role in the
design of complex embedded systems. These components are
interconnected with other, possibly analog, devices and the
physical environment. This environment cannot be entirely
captured and can provide inaccurate input data to the com-
ponent. It is thus important for digital components to have a
robust behavior, i.e. the presence of a small change in the input
sequences should not result in a drastic change in the output
sequences.
In this paper, we study a notion of robustness for sequential
circuits. However, since sequential circuits may have parts
that are naturally discontinuous (e.g., digital controllers with
switching behavior), we need a flexible framework that ac-
commodates this fact and leaves discontinuous parts of the
circuit out from the robustness analysis. As a consequence,
we consider sequential circuits that have their input variables
partitioned into two disjoint sets: control and disturbance
variables. Our contributions are (1) a definition of robustness
for sequential circuits as a form of continuity with respect to
disturbance variables, (2) the characterization of the exact class
of sequential circuits that are robust according to our definition,
(3) an algorithm to decide whether a sequential circuit is robust
or not.
I. INTRODUCTION
In embedded systems, digital components play a central
role in the overall system. The external environment of
digital components can be other digital or analog compo-
nents, software, or the actual physical world. This is in
contrast with the traditional (computer science) view of
digital components, where the system is often considered to
be either closed or to interact with an idealized environment
that can be accurately modeled by a finite-state machine. In
embedded systems, the environment cannot be always cap-
tured and precisely described in such a model. It follows that
the input assumptions often remain inaccurate or incomplete.
Additionally, the input data provided to the component by its
environment can contain errors and imprecisions, either due
to external perturbations, to the poor accuracy of sensors,
or to unpredictable delays in communication links. As a
consequence, a well-designed system needs to deal with
such unexpected inputs. Therefore, it is important that the
output behavior of such systems remains robust in presence
of small disturbances in the input sequence. For critical
applications, such as the flight controllers, it is essential to
design systems that guarantee robust behavior even when
the input is correct, to guarantee smooth control action. The
design of robust components has been identified as one of the
main challenges in the design of embedded systems [Hen08].
Traditionally, robustness and stability of systems are
mainly studied in a continuous setting. Robustness of con-
tinuous systems is usually expressed as a form of uniform
continuity. A system is uniformly continuous if for every
positive real ǫ, there exists a positive real δ, such that any
change smaller than δ in the input results in a change smaller
than ǫ in the output. In control theory, it is also common to
distinguish between input and disturbance variables, and to
study robustness only with respect to disturbance variables.
In this paper, we extend the study of robustness to sequen-
tial circuits, i.e., discrete input/output finite-state systems
composed of logic gates and delay elements interconnected
by wires. Such circuits are a standard model for the design
of complex digital hardware and finite-state transducers
in general. Finite-state transducers have been intensively
studied in the field of computer science and lead to some
of the most fundamental results in the field. Adapting the
techniques for robustness analysis from the continuous to the
discrete setting is not straightforward and, however standard,
the notion of uniform continuity is not directly applicable to
digital systems:
1) Digital systems can be naturally discontinuous. More-
over, the discontinuity may often be a wanted property
for some sub-components in a digital systems. This
is true, in particular, if the component implements a
discrete controller with switching functionality. On the
other hand, we would like to guarantee that other com-
ponents, such as critical systems, exhibit continuous
behavior.
2) Another difference with respect to the continuous
setting is that the changes in inputs and outputs of
a digital system are more naturally quantified using
integers instead of reals. The definition of uniform
continuity combined with distance functions taking
integer values results in every discrete system being
uniformly continuous, simply by choosing δ smaller
than 1.
The main contributions of this paper are twofold. First, we
propose a new framework for studying robustness of sequen-
tial circuits based on simple and clean concepts that address
the above-mentioned problems resulting from the underlying
discrete setting. Inspired by the notion of robustness in
control theory, we first make a distinction between two
types of input alphabets: control and disturbance alphabets.
Control alphabet encodes the control actions and disturbance
alphabet encodes the environment actions. The distinction
between control and disturbance alphabets is essential for
providing a flexible framework for robustness analysis of
sequential circuits. In particular, it allows to identify parts
of the circuit that are wanted to be discontinuous and to
eliminate them from the robustness analysis. This is because
control actions are expected to cause discontinuities (e.g., in
controllers that exhibit switching behavior), and as a conse-
quence, we want to have a framework that only considers
the effect of small changes in the disturbance actions. Due
to their inherent discontinuous nature, the correctness of
control inputs needs to be provided by using other methods
that are outside of the scope of this paper, such as the error
codes or input replication.
The main challenge for defining robustness as a form of
continuity is to choose an appropriate notion of distance in
the discrete setting. We identify such a metric, that we call
common suffix distance. The common suffix distance gives
the last position in which two sequences mismatch.
Finally, we define what we call ΣD-robustness of sequen-
tial circuits as a form of continuity with respect to distur-
bance actions in the common suffix topology. Intuitively,
ΣD-robustness can be viewed as bounded propagation of
changes in disturbance inputs: a finite number of changes
in the disturbance values results in a bounded number of
changes in the computed outputs.
We illustrate our notion of ΣD-robustness for sequential
circuits with the example of a 2-bit half-adder, which is
depicted in Figure I (a). A 2-bit half-adder implements a
simple arithmetic function that takes as inputs two boolean
data values d1 and d2 and computes their sum and carry
values. We model d1 and d2 as disturbance variables. This
circuit is clearly ΣD-robust with respect to d1 and d2
because at any time t, the outputs sum and carry depend
only on values of d1 and d2 at t. It follows that the effect
of a change in input data (d1 and d2) at some point in
time, is only limited to the computation of output values at
that time without being propagated further in the future. In
Figure I (b), the half-adder is connected to a small controller
that operates as follows: (1) as long as ctr remains low, the
half-adder is inactive and sum and carry remain low, (2)
when ctr is set to high for the first time, the half-adder
is irreversibly activated and from then on, the controlled
circuit copies the output values of the half-adder. Switching
ctr to high has the qualitative effect on the behavior of the
circuit. For instance, a sequence 0ω of ctr values causes the
half-adder to remains inactive forever. As a consequence,
the output values of sum and carry do not depend on d1
and d2 and always remain low by default. For a sequence
1 · 0ω , that differs from 0ω only in the value of ctr at
the first position, the output behavior of the circuit changes
drastically. Now, the values of sum and carry represent the
result of the half-adder computation on inputs d1 and d2.
In this example, the controller clearly causes discontinuities
in the circuit behavior. However, ctr is a control variable
and as such does not affect the ΣD-robustness analysis, and
the circuit does remain ΣD-robust with respect to d1 and
d2. This example is a simplified version of a more detailed
example described in Section VI.
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Figure 1. (a) 2-bit half-adder (b) Controlled 2-bit half-adder
Our definition of ΣD-robustness relates pairs of input
sequences that a sequential circuit consumes to the pairs of
output sequences that it generates, without explicit reference
to the underlying structure of the circuit. We give an alterna-
tive structure-less characterization of ΣD-robust sequential
circuits that is expressed in terms of the internal memory
requirements for the storage of previous inputs in order to be
able to compute the output. Given a sequential circuit with a
partition of control ΣC and disturbance ΣD input alphabets,
we define the class of circuits that have finite disturbance
horizon. A circuit has finite disturbance horizon if it has a
bound b such that the output at any time is computed as a
function of, possibly, all previous control inputs, but only up
to b previous disturbance inputs. We show that ΣD-robust
sequential circuits coincide exactly with circuits that have
finite disturbance horizon.
Another contribution of the paper is the characterization of
the class of ΣD-robust sequential circuits in the form of their
structural properties. This result is obtained by studying ΣD-
robustness for Mealy machines – a model that corresponds
to the class of deterministic and synchronous finite-state
transducers. We define a class of ΣD-synchronized Mealy
machines and show that is equivalent to corresponding ΣD-
robust sequential circuits. ΣD-synchronization is an explicit
state-based property of Mealy machines. Intuitively, a Mealy
machine is ΣD-synchronized if after reading two finite
words of the same length with the same control, but possibly
differing disturbance components, the machine is guaranteed
to reach a “reset” state after reading any sufficiently long
(continuation) sequence.
The above characterization of ΣD-robust Mealy machines
is operational and results in an effective algorithm for
checking the ΣD-robustness of arbitrary Mealy machines.
The time complexity of the algorithm is quadratic in the
number of states of the Mealy machine and the size of its
disturbance alphabet and linear in the size of its control
alphabet.
Related work: Robustness of systems has been stud-
ied and formalized in many different ways. For example,
in [CB02], [KC04] robustness of hybrid systems (mixing
discrete and continuous behaviors) is studied as a form
of continuity in topologies induced by (extensions of) the
Skorokhod distance. The immunity of finite state automata
to noise from the external environment has been studied
in [DM94], but this study is done in a probabilistic setting.
Robustness of finite-state systems has been studied much
less in the area of computer science. The work in [BGHJ09]
focuses on the synthesis of robust discrete controllers satis-
fying an extended temporal logic specification with quanti-
tative (real-valued) constraints, which results in a different
model of robustness. In the context of real-time systems,
robustness has been studied in [GHJ97]. This work differs
from ours in that (1) the authors study acceptors (automata)
instead of transducers and (2) pairs of timed sequences are
compared using the Hausdorff distance with the limitation
that the perturbations are allowed only in the time delays
between events, while the discrete part has to match ex-
actly. Robustness is also closely related to other research
areas such as fault tolerance and error resiliation [SLM09].
In [Mal93], the authors consider combinatorial circuits with
cycles, and study conditions under which such circuits can
be expressed as an equivalent acyclic circuit. This work
can be related to robustness questions since the presence
of feedback loops in a circuit is a necessary condition for
generating non-robust behavior. Finally, we observe that the
problem of robustness can be seen as a dual of the problem
of coverage, where one expects that an input change does
result in drastic output change [KLS08].
II. PRELIMINARIES
We first recall the classical definitions of distance and
metric. A distance on a set S is a function d : S × S →
R ∪ {∞}. In general, one considers metrics that extend
the definition of distance with some natural properties. The
distance d is a metric if for all x, y, z ∈ S (1) d(x, y) ≥ 0,
(2) d(x, y) = 0 if and only if x = y, (3) d(x, y) = d(y, x),
and (4) d(x, y) ≤ d(x, z) + d(z, y).
Let Σ = ΣC ×ΣD and Γ be (2- and 1-dimensional) finite
alphabets. A finite sequence σˆ = (c0, d0) · · · (cn−1, dn−1) is
an element in Σ∗ where |σˆ| = n denotes the length of the
sequence. An infinite sequence σ = (c0, d0) · (c1, d1) · · · is
an element of Σω . We denote by σi = (ci, di) the (i+1)th
letter in a (finite or infinite) sequence σ. Given an infinite
sequence σ ∈ Σω , we denote by σ[0,m) the prefix of σ of
length m, and by σm... = σmσm+1 . . . its infinite suffix
from position m on. We denote by πi(σ) = i0 · i1 · · ·
the projection of sequence σ to its ith component, where
i ∈ {c, d}. We similarly define 1-dimensional sequences
γ ∈ Γω and γˆ ∈ Γ∗. Given the alphabets Σ and Γ, a
transducer is a function F : Σω → Γω that maps infinite
sequences over the alphabet Σ into infinite sequences over
(a) (b) (c)
a
b
c
d
w p
p
y z
w
w
Figure 2. Circuits: (a) combinatorial (b) acyclic with delay (c) sequential
Γ. In this paper, we restrict ourselves to sequential finite-
state transducers. Such transducers can be seen as finite-state
automata [Mea55] whose transitions are labeled by an input
and an output letter (see Section IV).
III. SEQUENTIAL CIRCUITS AND THEIR ROBUSTNESS
We use sequential circuits [BW53] for modelling de-
terministic finite-state transducers with finite alphabet. We
define robustness of sequential circuits with respect to the
common suffix distance and study necessary and sufficient
conditions for a circuit to be robust.
A. Sequential Circuits
A combinatorial circuit is a logic circuit that computes a
Boolean function of its inputs. It consists of a set of gates
and inputs interconnected by a set of wires without cycle.
The gates are basic elements that compute simple Boolean
functions such as NOT, AND or OR gates. Combinatorial
circuits are memoryless by definition, meaning that the value
of the output at any (discrete) time instant is a function of
the values of its inputs at the same time instant. An example
of combinatorial circuit with three NAND gates is shown in
Figure 2(a).
A sequential circuit is an extension of combinatorial
circuits with additional memory devices, called delays. The
delay element “shifts” the input values by one time step,
thus the output value of a memory device at time t > 0
is equal to its input value at time t − 1. If the circuit
contains no cycle (as in Figure 2(b)), we call it an acyclic
circuit with delay. In general, sequential circuits can contain
cycles, as long as each cycle has at least one delay element.
Cycles in sequential circuits are called feedback loops (as in
Figure 2(c)). Feedback loops in sequential circuits are used
to compute the value of the output at time t > 0 as a function
of the current value of the inputs, but also of the value of
its output at the previous time step t− 1 which is fed back
to the circuit through the cycle. It follows that the output
of a sequential circuit is a function of its current and past
inputs, and sequential circuits are best viewed as mappings
of input sequences into output sequences. The set of output
values of the delay elements represent the current state of
the circuit. A sequential circuit with k memory devices has
at most 2k states, or alternatively, a circuit with m states
needs at least ⌈logm⌉ delay elements.
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Figure 3. A generic sequential circuit C.
We now formally define a sequential circuit as a system of
equations that describe the relation between inputs, outputs
and memory elements, using a standard notation [LMK98],
[Brz62], with an additional distinction between control and
disturbance input variables. Figure 3 shows a generic se-
quential circuit.
Definition 1: A sequential circuit C with k +m control
and disturbance inputs and n delay elements consists of
sets U = {u1, . . . , uk} and X = {x1, . . . , xm} of control
and disturbance variables, a set Y = {y1, . . . , yn} of
current-state variables, a set Z = {z1, . . . , zn} of next-state
variables, an output variable w, and a relation between input,
output, and state variables expressed by a set of equations
of the form


z1 = f1(u1, . . . , uk, x1, . . . , xm, y1, . . . , yn)
. . .
zn = fn(u1, . . . , uk, x1, . . . , xm, y1, . . . , yn)
w = fC(u1, . . . , uk, x1, . . . , xm, y1, . . . , yn)
where fi and fC are Boolean functions, for i = 1 . . . n. The
set {f1, . . . , fn} is called the transition equations of C and
fC the output equation of C. The next-state variables are
updated according to the following equations, where yti and
zti denote the valuation of variables yi and zi at time step t:
yti =
{
0 if t = 0
zt−1i if t > 0
for i = 1 . . . n
The next lemma states that a sequential circuit can be
“unfolded” at any time instant to express the output value
as a function of its past and current (control and data) inputs,
without explicit reference to the state variables.
Lemma 1: Given a sequential circuit C with k+m control
and disturbance input variables and n delay elements, and a
time instant t ∈ N, the value of the output and state variables
in C at time t is a function of its past and current control
and disturbance values, that is, there exist functions f t, gti :
{0, 1}(k+m)×(t+1) → {0, 1} for i = 1 . . . n such that
wt = f t(u01, . . . , u
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Sequential circuits can also be encoded as functions that
map input sequences to output sequences (i.e., transducers).
Consider a sequential circuit C with k + m control and
disturbance input variables and n memory elements. Let
ΣC = {0, 1}
k and ΣD = {0, 1}m be the corresponding con-
trol and disturbance alphabets. We denote by Σ = ΣC×ΣD
the joint input alphabet where each letter (c, d) ∈ Σ denotes
a vector of assignments to the input variables, and by
Γ = {0, 1} the output alphabet. The sequential behavior of
the circuit C is the function FC : Σω → Γω and we denote
by γ = FC(σ) the fact that the output sequence γ ∈ Γω is
generated by C on input σ ∈ Σω . By Lemma 1, for all t ≥ 0,
we can express γt as a function of the previously consumed
input letters σ[0,t+1). In the rest of the paper, we use this
sequence-oriented definition of the semantics of sequential
circuits.
B. Hamming Distance
Hamming distance is a standard metric that has been pro-
posed to measure the similarities between pairs of sequences.
Definition 2: Let Σ be a finite alphabet and a1, a2 ∈ Σ.
The Hamming distance between two finite words σˆ1, σˆ2 ∈
Σ∗ such that |σˆ1| = |σˆ2|, is defined inductively by
dH(ǫ, ǫ) = 0
dH(a1 · σˆ1, a2 · σˆ2) =
{
dH(σˆ1, σˆ2) if a1 = a2
1 + dH(σˆ1, σˆ2) if a1 6= a2
The Hamming distance between two infinite words σ1, σ2 ∈
Σω is
dωH(σ1, σ2) = lim
n→∞
dH(σ
[0,n)
1 , σ
[0,n)
2 ).
We argue that the Hamming distance may not always
provide a satisfactory notion of robustness for sequential
circuits. We illustrate this point with the sequential circuit
C shown in Figure 4. This circuit has a single disturbance
variable p and an output variable w and behaves as follows:
(1) C outputs 1 whenever p is true; (2) the first time that the
input p becomes false, C outputs either 0 or 1, depending
on whether the current value of the input sequence p was
preceded by an even or odd number of consecutive 1s
(3) the output will be 1 no matter the subsequent inputs.
Consider the following patterns of input sequences σ1 and σ2
and the corresponding output sequences γ1 = fC(σ1) and
γ2 = fC(σ2) generated by C, where n ≥ 0 is some arbitrary
integer
σ1 : p · p
2n · p · pω γ1 : w · w
2n ·w · wω
σ2 : p · p
2n · p · pω γ2 : w · w
2n ·w · wω
In the above example dH(σ1, σ2) = 1 and dH(γ1, γ2) = 1,
for any value of n. It follows that for this particular pattern of
inputs, the circuit C is “robust” with respect to the Hamming
distance. However, the effect of the mismatch in the inputs
becomes observable in the outputs only after 2n + 2 steps,
where n can be arbitrarily large. This unbounded “noise”
pw
ΣC = ∅
ΣD = {p, p}
Figure 4. A sequential circuit C that delays the mismatching input letter
in σ1 : p ·p2n ·p ·pω and σ2 : p ·p2n ·p ·pω arbitrarily far in the output.
propagation may not be appropriate for analysis of critical
systems where one would expect the system to recover from
a noisy input in a predictable amount of time.
C. Common suffix distance
We propose an alternative metric that we call the common
suffix distance and that is the last position in which two
sequences differ. We note that the common suffix distance
coincides with the inverse of the Cantor distance.
Definition 3: Let Σ be a finite alphabet. The common
suffix distance between two finite words σˆ1, σˆ2 ∈ Σ∗ such
that |σˆ1| = |σˆ2| is defined inductively by
ds(ǫ, ǫ) = 0
ds(σˆ1 · a1, σˆ2 · a2) =
{
ds(σˆ1, σˆ2) if a1 = a2
|σˆ1|+ 1 if a1 6= a2
The common suffix distance between two infinite sequences
σ1, σ2 ∈ Σ
ω is
dωs (σ1, σ2) = lim
n→∞
ds(σ
[0,n)
1 , σ
[0,n)
2 ).
The common suffix distance is an upper bound on the
Hamming distance, as for all sequences σ1, σ2 ∈ Σω ,
dH(σ1, σ2) ≤ ds(σ1, σ2). Although the common suffix
distance does not count the number of relative differences
between σ1 and σ2 within their prefix where the mismatch-
ing occur, it does provide enough information for checking
the robustness of a sequential circuit with respect to a subset
of its input variables.
The following lemma states that the distance between two
sequences σ1, σ2 ∈ Σω is finite (and bounded by some
integer k) if and only if σ1 and σ2 have common suffixes
from a position strictly smaller than k.
Lemma 2: For all σ1, σ2 ∈ Σω and k > 0, dωs (σ1, σ2) <
k iff there exists 0 ≤ m < k such that σm...1 = σm...2 .
We can show that the common suffix distance defines a
metric.
Lemma 3: The common suffix distance is a metric.
D. ΣD-Robustness as Finite Disturbance Horizon
In this section, we define robustness for sequential circuits
as a form of continuity with respect to the disturbance subset
of its input variables in the common suffix topology. Our
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Figure 5. An example of a robust sequential circuit
definition relates the positions of mismatching characters in
the pairs of input and output sequences, where the two input
sequences have the identical control, but possibly different
disturbance components. In particular, we ask that there
exists a bound b on the propagations of mismatches, namely,
that if the last mismatching in the input sequence occurs at
position k, then the last mismatching in the output sequence
occurs before position k + b. The addition is used in order
to make the definition of robustness invariant to the actual
positions in which mismatches happen.
Definition 4: A sequential circuit C with ΣC and ΣD
control and disturbance input alphabets is ΣD-robust if
there exists b ≥ 0 such that for all k > 0 and all
σ1, σ2 ∈ (ΣC × ΣD)
ω such that πC(σ1) = πC(σ2), if
dωs (σ1, σ2) < k, then dωs (FC(σ1), FC(σ2)) < k + b.
We introduce the class of sequential circuits with finite
disturbance horizon. A circuit with control alphabet ΣC and
disturbance alphabet ΣD has the finite disturbance horizon
property if it has a fixed bound on the number of current
and past disturbance inputs that are necessary to determine
its output at any time instant.
Definition 5: Let FC : (ΣC × ΣD)ω → Γω be the
sequential function of a circuit C, where γ = FC(σ). We say
that C has finite disturbance horizon if for some bound b, for
all time instants t greater than or equal to b, it is sufficient
to consider, together with all past control input symbols,
the current and previous b disturbance input symbols in
order to compute the value of γt, i.e., there exists b ∈ N
such that for all t ≥ b and σ ∈ (ΣC × ΣD)ω , there
exists a function Gt : Σt+1C × Σ
b+1
D → Γ, such that
γt = Gt(σ
[0,t+1)
C , σ
[t−b,t+1)
D ), where σC = πC(σ) and
σD = πD(σ).
Note that the above definition considers time instants greater
than or equal to b. For t < b, the number of previous (control
and disturbance) inputs needed to compute the output is
trivially bounded by b.
Example 1: The circuit shown in Figure 2 (c) contains a
feedback loop and ut =
∨t
i=0 p
i for all t ≥ 0, that is the
output at time t depends on the value of all the previous
values of p. This circuit is robust only if p is a control and
not a disturbance variable.
Example 2: The circuit in Figure 5 has a disturbance vari-
able p and a feedback loop and can be logically decomposed
into four components. The circuit C1 implements a modulo 2
counter using a feedback loop and has no input. The circuits
C2 and C3 define two sequential functions that are dependent
only on the input value in the present and previous time step,
respectively. Finally, C4 propagates the output of either C2
or C3 depending on the current value of the counter C1.
The output can be expressed as wt = pt if t is even,
and wt = pt−1 if t is odd. Therefore, the whole system
implements a sample-and-hold function that propagates the
input value at every even time step, and holds it for two
instants of time. Although the output at time t depends on the
current state of the circuit, it can be computed as a function
of some bounded portion of the past inputs. Therefore the
circuit has finite disturbance memory.
We show in Theorem 1 that a sequential circuit is ΣD-
robust if and only if it has finite disturbance horizon, that is
if it always forgets about disturbance inputs older than some
bounded amount of time. The intuition is that an “altered”
disturbance input is forgotten by the circuit after some finite
time and consequently does not influence the computation
of the circuit’s output after that time.
Theorem 1: A sequential circuit is ΣD-robust if and only
if it has finite disturbance horizon.
The next result follows from the fact that combinatorial
circuits are memoryless and that acyclic circuits with delay
have finite disturbance horizon by definition.
Corollary 1: Every combinatorial circuit and every
acyclic circuit with delay is ΣD-robust.
IV. OPERATIONAL CHARACTERIZATION OF
ΣD-ROBUSTNESS FOR SEQUENTIAL CIRCUITS
Sequential circuits have an equivalent graphical repre-
sentation called Mealy machines [Mea55]. Such machines
consist of a finite number of states (the internal memory
of the circuit) and transitions between the states labeled by
input/output actions. Mealy machines can be used to model
the high-level behavior of the underlying circuit. We propose
an alternative characterization of robustness based on the
state-based properties of Mealy machines.
Definition 6: A Mealy machine is a tuple M =
(Q,ΣC ,ΣD,Γ, q0, δ, λ) where Q is a finite set of states,
ΣC and ΣD are control and disturbance input alphabets,
Γ is the output alphabet, q0 ∈ Q is the initial state,
δ : Q × (ΣC × ΣD) → Q is the state transition function
and λ : Q× (ΣC × ΣD)→ Γ is the output function.
The state transition function δ and the output func-
tion λ are extended to sequences as follows (inductively):
δ(q, (c, d) · σˆ) = δ(δ(q, (c, d)), σˆ) and λ(q, σˆ · (c, d)) =
λ(δ(q, σˆ), (c, d)) for all (c, d) ∈ (ΣC × ΣD) and σˆ ∈
(ΣC × ΣD)
+
.
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q
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b = |σˆs| =
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2
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Figure 6. ΣD-synchronization of Mealy machines: General case
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Figure 7. ΣD-synchronization of Mealy machines: Example
A Mealy machine M defines a function fM : (ΣC ×
ΣD)
ω → Γω in the expected way. The machine M and
a sequential circuit C are equivalent if fM(σ) = FC(σ)
for all σ ∈ (ΣC × ΣD)ω . M is minimal if for all states
q, q′ ∈ Q such that q 6= q′, there exists an input sequence
σa ∈ (ΣC × ΣD)
+ such that λ(q, σa) 6= λ(q′, σa). Mealy
machines can be minimized in time O(n · log n) where n =
|Q| is the number of states [Hop71].
In the sequel, we define a class of Mealy machines (as
in Figure 6) that we call ΣD-synchronized. Intuitively, a
Mealy machines is ΣD-synchronized if from every pair
of states reachable by two input sequences of the same
length and with the same control component, a “reset”
state is reached after reading any sufficiently long word.
Consider the machine M in Figure 7 with ΣD = {p, p},
implementing a delay of length 2. From the initial state A,
every state is reachable with some input of length 3. In this
particular example, in order to show that the machine is
ΣD-synchronized, we need to check that from every pair
of its states, a single state is reached with every sufficiently
long word. This holds since from every state, the disturbance
input p · p leads to A, p · p to B, p · p to C, and p · p to D.
Definition 7: A Mealy machine M is ΣD-synchronized
if there exists a bound β ∈ N such that for all σˆ1, σˆ2, σˆs ∈
(ΣC×ΣD)
∗ with |σˆ1| = |σˆ2|, πC(σˆ1) = πC(σˆ2) and |σˆs| ≥
β, we have δ(q0, σˆ1 · σˆs) = δ(q0, σˆ2 · σˆs).
It turns out that the class of ΣD-synchronized Mealy ma-
chines corresponds exactly to the one of sequential circuits
that are ΣD-robust.
Theorem 2: A sequential circuit is ΣD-robust if and only
if its equivalent Mealy machine is ΣD-synchronized.
Moreover, the robustness bound b in Definition 4 and
the bound β in Definition 7 coincide. Finally, we show in
the proof of Theorem 2 in Appendix ?? that if the Mealy
machine of a sequential circuit is ΣD-synchronized, then
we can take β = |Q|
2−|Q|
2 giving the same value for the
robustness bound b of the circuit.
V. CHECKING ΣD-ROBUSTNESS OF MEALY MACHINES
In this section, we propose a two-step algorithm for check-
ing the ΣD-robustness of minimal Mealy machines. The al-
gorithm is based on a standard graph analysis. Given an arbi-
trary minimal Mealy machine M = (Q,Σc,Σd,Γ, q0, δ, λ),
the first part of the algorithm is a graph exploration pro-
cedure that computes QM, the set that contains all distinct
pairs of states in M that are reachable from the initial state
q0 by reading two input words of the same length with the
same control, but possibly differing disturbance components.
QM = {{q1, q2} | q1, q2 ∈ Q s.t. q1 6= q2 and
∃σa, σb ∈ (ΣC × ΣD)
∗ s.t.|σa| = |σb|,
piC(σa) = piC(σb)
and q1 = δ(q0, σa) and q2 = δ(q0, σb)}
We have to check whether there exists a length β such
that on all input words σs ∈ (ΣC × ΣD)∗ of length β,
from every pair of states {q1, q2} in QM, a single state
is reached, i.e., δ(q1, σs) = δ(q2, σs). This is the case
only if there exists no word σs of length |Q|
2−|Q|
2 that
induces a loop through pairs in QM (otherwise an arbitrarily
long word can be constructed that violates the condition of
ΣD-synchronization), i.e., that ∀{q1, q2} ∈ QM · ∄ σs :
q1 = δ(q1, σs) and q2 = δ(q2, σs). It follows that the
ΣD-robustness of a Mealy machine M can be decided by
a cycle detection algorithm on the graph GM(QM, δM)
where δM ⊆ QM × QM and ({q1, q2}, {q′1, q′2}) ∈ δM
iff q′1 = δ(q1, (c, d)) and q′2 = δ(q2, (c, d)) and q′1 6= q′2 for
some (c, d) ∈ ΣC × ΣD. The cycle detection can be done
on-the-fly with the generation of GM.
Theorem 3: The complexity of checking robustness of a
minimal Mealy machine M = (Q,ΣC ,ΣD,Γ, q0, δ, λ) is
O( |Q|
2+|Q|
2 · |ΣC | · |ΣD|
2).
VI. DETAILED EXAMPLE
An adder-subtractor is a sequential circuit that combines
addition or subtraction operations of binary numbers in a
single unit. Adders and subtractors are usually part of the
arithmetic logic unit (ALU). There is an additional control
unit that decides which operation the ALU should perform.
The 4-bit adder-subtractor shown in Figure VI, the circuit
is composed of four 1-bit full adders and a control unit
1 0
1−bit
Full
Adder
1 0
1−bit
Full
Adder
1 0
1−bit
Full
Adder
1 0
1−bit
Full
Adder
switch
a3 b3 a2 b2 a1 b1 a0 b0
s3 s2 s1 s0
d
c1 c0c4 c3 c2
Figure 8. A 4-bit ripple carry adder-subtractor
switch. It combines the adding and subtracting capabilities
by exploiting the fact that when the numbers are in two’s
complement, it is sufficient to invert each bit with a NOT gate
and add 1, to implement subtraction using the adders. The
circuit takes as inputs variables a0, . . . , a3 and b0, . . . , b3
and outputs their sum or difference in the output variables
s0, . . . , s3, together with a carry output c4.
The function that is computed by the circuit depends on
the switch control unit that takes as input the signal d.
Initially, the circuit is set to do addition. Whenever d is
set to high, the circuit switches to the other function.
Intuitively, the input variables in this circuit are naturally
partitioned into sets U = {d} and X = {a0, b0, . . . , a3, b3}
of control and disturbance variables, respectively. The circuit
is clearly ΣD-robust under this partition, because 1-bit full
adders are combinatorial circuits without memory. However,
if we assume that the external environment is not fully
reliable, and may introduce errors in the d signal, we cannot
consider d anymore a control, but rather a disturbance
variable. In that case, the circuit is not ΣD-robust anymore.
For this, consider two input sequences of d, σd : 110ω and
σ′d : 10
ω
. In the first case, the circuit switches to do the
subtraction in the first step, and than switches to the addition
operation in the next step and remains doing addition forever.
On the other hand, the second input sequence makes the
circuit doing subtraction forever. As a consequence, the
common suffix distance between the two input sequences
is 1, but the output sequences drastically differ, given that
they are computed using a different operation.
This circuit can be made ΣD-robust with respect to
all inputs by changing the encoding of the control signal
d. Instead of having the environment that provides the
information when to switch from addition to subtraction
and vice versa, we can design a circuit that expects from
the environment explicit request about which operation to
apply at each step. In this case, we do not need the switch
control unit and the control input can be directly fed to
the ALU. Any error in the control signal would then affect
only the computation of the output at the time step of the
error occurrence, but would not propagate to the future
computation of the output.
VII. FUTURE WORK
A natural extension of our work would be to study
the logical and algebraic characterization of robustness and
identify the subset of ω-regular languages that are robust
with respect to the distance measures described in this
paper. Another important direction for future research is to
study quantitative extensions of sequential circuits such as
continuous-time sequential circuits [PRT04] or probabilistic
circuits,[PM75]. One could obtain a logical characterization
of such circuits by using the quantitative and probabilistic
languages introduced in [CDH08], [CDH09].
We would also like to extend the study of robustness to
variants of asynchronous circuits. We are particularly inter-
ested in considering latency-insensitive designs [CMSV01]
and elastic circuits [KCKO06], which relax the standard
synchronous model by elasticizing the time dimension and
enabling the circuit to be tolerant to arbitrary discrete laten-
cies in its timing behavior. In order to study such circuits, we
believe that we should adapt our notion of robustness to the
edit-like distances that allow not only standard substitution,
but also insertion and deletion of data.
It would be also interesting to be able to distinguish
between systems that are robust. As an example, consider
two robust circuits C1 and C2. Assume that the two circuits
generate the same behaviors for a given subset I of expected
inputs, but may generate different behaviors for inputs that
are outside of I . It could be that the b in the distance is
the same for both C1 and C2, but that this b is only reached
when reading a few sequences outside of I in C1 and all the
sequences outside of I in C2. In this situation, one should
conclude that it is better to use C1 than C2. Indeed, for input
sequences that are outside of I , C1 recovers faster than C2.
The common suffix distance cannot make such distinctions
and should be further refined in order to be able to quantify
the degree of robustness of such circuits.
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